发明名称 METHOD OF MANUFACTURING A TRANSISTOR
摘要 Embodiments relate to a method of manufacturing a transistor having a metal silicide layer. In embodiments, the method may include sequentially forming a gate insulating layer pattern and a gate conductive layer pattern on a semiconductor substrate, forming a first metal silicide layer on the gate conductive layer pattern and a second metal silicide layer on the semiconductor substrate, forming a spacer layer on side-walls of the gate insulating layer pattern and the gate conductive layer pattern, and forming a source/drain region in the semiconductor substrate below the second metal silicide layer by performing ion implantation.
申请公布号 US2007148842(A1) 申请公布日期 2007.06.28
申请号 US20060616817 申请日期 2006.12.27
申请人 CHO PYOUNG ON 发明人 CHO PYOUNG ON
分类号 H01L21/8234 主分类号 H01L21/8234
代理机构 代理人
主权项
地址
您可能感兴趣的专利