A METHOD FOR MULTI-CYCLE CLOCK GATING

摘要

An apparatus includes a multi-cycle clock gater (20) and a circuit design updater (22). The multi-cycle clock gater (20) generates multi-cycle gating groups of data latching devices of a circuit design. The circuit design updater (22) updates the circuit design with selected multi-cycle gating groups. Each gating group is associated with a single gating function. For each gating group, data latching devices of 0th level of the gating group are gated with the gating function and ith level data latching devices of the gating function are gated with ith latched versions of the gating function.