发明名称 Process for manufacturing a phase change memory array in Cu-damascene technology and phase change memory array thereby manufactured
摘要 A process for manufacturing a phase change memory array includes the steps of: forming a plurality of phase change memory cells in an array region of a semiconductor wafer, the phase change memory cells arranged in rows and columns according to a row direction and to a column direction, respectively; forming a control circuit in a control region of the semiconductor wafer; forming a plurality of first bit line portions for mutually connecting phase change memory cells arranged on a same column; forming first level electrical interconnection structures; and forming second level electrical interconnection structures above the first level electrical interconnection structures. The first level electrical interconnection structures include second bit line portions laying on and in contact with the first bit line portions and projecting from the first bit line portions in the column direction for connecting the first bit line portions to the control circuit.
申请公布号 US2007148814(A1) 申请公布日期 2007.06.28
申请号 US20050317622 申请日期 2005.12.22
申请人 STMICROELECTRONICS S.R.L. 发明人 PELLIZZER FABIO;BEZ ROBERTO;MARANGON MARIA S.;PIVA ROBERTA;AINA LAURA
分类号 H01L21/06 主分类号 H01L21/06
代理机构 代理人
主权项
地址