发明名称 Memory transaction burst operation and memory components supporting temporally multiplexed error correction coding
摘要 Methods and apparatus for use with memory systems and memory modules are included among the embodiments. In exemplary systems, error-correction coding (ECC) data is temporally multiplexed with user data on the same data bus lines in a burst mode transfer, such that separate chips and data lines are not required to support ECC. The memory devices on the modules each contain additional indirectly addressable ECC segments associated with addressable segments of the device. The temporally multiplexed ECC data is read from and written to the indirectly addressable segment associated with the addressable data transmitted in the burst mode transfer. In some embodiments, two types of burst modes are supported, one which includes ECC data and one which does not.This allows one type of memory module to support both ECC and non-ECC systems, and in some cases to use ECC for some data and not for other data in the same system. Other embodiments are described and claimed.
申请公布号 GB2433624(A) 申请公布日期 2007.06.27
申请号 GB20070006172 申请日期 2007.03.29
申请人 INTEL CORPORATION 发明人 PETE VOGT
分类号 G06F11/10;G06F12/08;G06F13/28;G11C7/10;G11C29/52 主分类号 G06F11/10
代理机构 代理人
主权项
地址