发明名称 Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells
摘要 An expanded arithmetic and logic unit (EALU) with special extra functions is integrated into a configurable unit for performing data processing operations. The EALU is configured by a function register, which greatly reduces the volume of data required for configuration. The cell can be cascaded freely over a bus system, the EALU being decoupled from the bus system over input and output registers. The output registers are connected to the input of the EALU to permit serial operations. A bus control unit is responsible for the connection to the bus, which it connects according to the bus register. The unit is designed so that distribution of data to multiple receivers (broadcasting) is possible. A synchronization circuit controls the data exchange between multiple cells over the bus system. The EALU, the synchronization circuit, the bus control unit, and registers are designed so that a cell can be reconfigured on site independently of the cells surrounding it. A power-saving mode which shuts down the cell can be configured through the function register; clock rate dividers which reduce the working frequency can also be set.
申请公布号 US7237087(B2) 申请公布日期 2007.06.26
申请号 US20020156397 申请日期 2002.05.28
申请人 PACT XPP TECHNOLOGIES AG 发明人 VORBACH MARTIN;MUENCH ROBERT
分类号 G06F15/16;H03K19/177;G06F9/30;G06F9/302;G06F9/318;G06F9/38;G06F15/78 主分类号 G06F15/16
代理机构 代理人
主权项
地址