发明名称 CLOCK SIGNAL GENERATION APPARATUS, CLOCK SIGNAL GENERATION METHOD AND PROGRAM
摘要 <P>PROBLEM TO BE SOLVED: To provide a clock signal generation apparatus and the like for reproducing a clock signal in which clock slipping hardly occurs (stable clock signal) while speedily following up a phase change. <P>SOLUTION: A phase comparator 1A detects phase delay and advance between a data signal and a data signal with a regenerative clock signal of a digital VCO1C as a reference. A random walk filter 1B measures a difference in the number of times of delay/advance and when an absolute value of the difference between the number of times reaches a prescribed value, the digital VCO1C is controlled to change the phase of the regenerative clock signal to cancel the difference. A measured result is then reset and the measurement is started again. A regenerative phase comparator 3 detects a phase difference between regenerative clock signals of digital VCO1C and 2C and notifies a random walk filter 1B of the detected difference. While the advised phase difference reaches a prescribed amount, the random walk filter 1B performs neither the reset of the measuring result, nor the phase change of the regenerative clock of the digital VCO1C. <P>COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007150973(A) 申请公布日期 2007.06.14
申请号 JP20050345345 申请日期 2005.11.30
申请人 ICOM INC 发明人 KISHIBE SHINICHI
分类号 H03L7/08;H03L7/087;H03L7/093;H04L7/033 主分类号 H03L7/08
代理机构 代理人
主权项
地址