发明名称 SUBSTRATE PROCESSING METHOD AND FABRICATION PROCESS OF A SEMICONDUCTOR DEVICE
摘要 A method of fabricating a semiconductor device includes the steps of forming a via-hole in an interlayer insulation film such that a metal interconnection pattern formed underneath the interlayer insulation film is exposed at a bottom of the via-hole, forming a conductive barrier film on the interlayer insulation film so as to cover a sidewall surface of the via-hole and the exposed metal interconnection pattern in conformity with a shape of the via-hole and forming a metal film on the conductive barrier film, wherein there is provided a preprocessing step, after the step of forming the via-hole but before the step of forming the conductive barrier film, of processing the interlayer insulation film including the sidewall surface of the via-hole and a bottom surface of the via-hole, with plasma containing hydrogen having energy not causing sputtering of the metal interconnection pattern.
申请公布号 US2007134907(A1) 申请公布日期 2007.06.14
申请号 US20070673628 申请日期 2007.02.12
申请人 TOKYO ELECTRON LIMITED 发明人 IKEDA TARO;ISHIZAKA TADAHIRO;HARA MASAMICHI
分类号 H01L21/4763;H01L21/768;H01L21/285;H01L23/522 主分类号 H01L21/4763
代理机构 代理人
主权项
地址