HARDWARE ACCELERATION SYSTEM FOR SIMULATION OF LOGIC AND MEMORY

摘要

A hardware-accelerated simulator includes a storage memory and a program memory that are separately accessible by the simulation processor. The program memory stores instructions to be executed in order to simulate the chip. The storage memory is used to simulate the user memory. Since the program memory and storage memory are separately accessible by the simulation processor, the simulation of reads and writes to user memory does not block the transfer of instructions between the program memory and the simulation processor, thus increasing the speed of simulation, hi one aspect, user memory addresses are mapped to storage memory addresses by adding a fixed, pre-determined offset to the user memory address. Thus, no address translation is required at run-time.