发明名称 METHOD AND STRUCTURE FOR CHARGE DISSIPATION IN INTEGRATED CIRCUITS
摘要 Methods and structures and methods of designing structures for charge dissipation in an integrated circuit on an SOI substrate. A first structure includes a charge dissipation ring around a periphery of the integrated circuit chip and one or more charge dissipation pedestals physically and electrically connected to the charge dissipation pedestals. The silicon layer and bulk silicon layer of the SOI substrate are connected by the guard ring and the charge dissipation pedestals. The ground distribution grid of the integrated circuit chip is connected to an uppermost wire segment of one or more charge dissipation pedestals. A second structure, replaces the charge dissipation guard ring with additional charge dissipation pedestal elements.
申请公布号 US2007115606(A1) 申请公布日期 2007.05.24
申请号 US20050164377 申请日期 2005.11.21
申请人 发明人 DEVRIES KENNETH L.;GRECO NANCY A.;PRESTON JOAN;RUNYON STEPHEN L.
分类号 H05F3/02;H01H47/00;H05F3/00 主分类号 H05F3/02
代理机构 代理人
主权项
地址