发明名称 POWER AMPLIFIER AND ITS IDLING CURRENT SETTING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To reduce current consumption of the transmitter system which is used up to a high-frequency range, sets an idling current and an open gain independently, and selects a plurality of power outputs. SOLUTION: An idling current setting circuit 3 is equipped with: current setting transistors Q3 and Q4 which are connected to output transistors Q1 and Q2 of a driver 2 in a current mirror manner; a plurality of current setting resistances R1 to R4; and a plurality of switches ASW1 to ASW4 for switching to one of the plurality of current setting resistances R1 to R4. The idling current is thereby set with the current mirror ratio of the current transistor Q3 and Q4 and the output transistor Q1 and Q2 which do not participate in the open gain of a power amplifier, and the idling current is optionally set independently of the open gain. COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007129512(A) 申请公布日期 2007.05.24
申请号 JP20050320448 申请日期 2005.11.04
申请人 NIIGATA SEIMITSU KK 发明人 ISHIGURO KAZUHISA
分类号 H03F3/30;H03F1/02 主分类号 H03F3/30
代理机构 代理人
主权项
地址
您可能感兴趣的专利