STORE INSTRUCTION ORDERING FOR MULTI-CORE PROCESSOR
摘要
A method and apparatus for minimizing stalls in a pipelined processor is provided. Instructions in an out-of-order instruction scheduler are executed in order without stalling the pipeline by sending store data to external memory through an ordering queue.