发明名称 CONVERTIDOR DE ANALOGO A DIGITAL SIGMA-DELTA CON MUESTREO MULTIPLE.
摘要 A bandpass SIGMADELTA ADC utilizing either a single-loop or a MASH architecture wherein the resonators are implemented as either a delay cell resonator, a delay cell based resonator, a Forward-Euler resonator, a two-path interleaved resonator, or a four-path interleaved resonator. The resonator can be synthesized with analog circuit techniques such as active-RC, gm-C, MOSFET-C, switched capacitor, or switched current. The switched capacitor or switched current circuits can be designed using single-sampling, double-sampling, or multi-sampling circuits. The non-stringent requirement of a SIGMADELTA ADC using switched capacitor circuits allows the ADC to be implemented in a CMOS process to minimize cost and reduce power consumption. Double-sampling circuits provide improved matching and improved tolerance to sampling clock jitter. In particular, a bandpass MASH 4-4 SIGMADELTA ADC provides a simulated signal-to-noise ratio of 85 dB at an oversampling ratio of 32 for a CDMA application. The bandpass SIGMADELTA ADC can also be used in conjunction with undersampling to provide a frequency downconversion.
申请公布号 ES2273890(T3) 申请公布日期 2007.05.16
申请号 ES20010973125T 申请日期 2001.09.18
申请人 QUALCOMM INCORPORATED 发明人 BAZARJANI, SEYFOLLAH
分类号 H03M3/02 主分类号 H03M3/02
代理机构 代理人
主权项
地址