发明名称 Reference compensation circuit
摘要 A compensation circuit comprises a reference circuit including a reference NMOS device and a reference PMOS device. The reference circuit is operative to generate a first reference signal and a second reference signal, the first reference signal being a function of at least one of a process characteristic, a voltage characteristic and a temperature characteristic of the reference NMOS device, and the second reference signal being a function of at least one of a process characteristic, a voltage characteristic and a temperature characteristic of the reference PMOS device. The compensation circuit further comprises a control circuit connected to the reference circuit. The control circuit is operative to receive the first and second reference signals and to generate one or more output signals for compensating for a variation in at least one of a process characteristic, a voltage characteristic and a temperature characteristic of at least one NMOS device and at least one PMOS device in a circuit to be compensated, which is connectable to the control circuit, in response to the first and second reference signals, respectively.
申请公布号 US7218169(B2) 申请公布日期 2007.05.15
申请号 US20030744801 申请日期 2003.12.23
申请人 AGERE SYATEMS INC. 发明人 BHATTACHARYA DIPANKAR;KOTHANDARAMAN MAKESHWAR;KRIZ JOHN CHRISTOPHER;MORRIS BERNARD LEE;NAGY JEFFREY JAY;SIEGEL STEFAN ALLEN
分类号 G05F1/10;G05F3/02;G05F3/24 主分类号 G05F1/10
代理机构 代理人
主权项
地址