发明名称 METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
摘要 PROBLEM TO BE SOLVED: To alleviate electrical charge present on a metal plug surface to inhibit the plug from being dissolved through wet processing associated with the resist stripping when doing via etching on a borderless structure. SOLUTION: A method for manufacturing a semiconductor device having a borderless wiring structure forms a borderless via-hole in which two different types of metals are exposed in an aperture, wherein prior to the wet processing for stripping a resist mask used to form the via hole, ashing is done using plasma including H<SB>2</SB>O. COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007116047(A) 申请公布日期 2007.05.10
申请号 JP20050308621 申请日期 2005.10.24
申请人 FUJITSU LTD 发明人 NISHIDA NAOKI
分类号 H01L21/768 主分类号 H01L21/768
代理机构 代理人
主权项
地址