发明名称 |
System and method for handling state change conditions by a program status register |
摘要 |
An improved program status register is disclosed with a feature to handle state change for a processor and its memory subsystem. The program status register comprises a clock, at least one update value for updating the program status register to a second value from a first value when an update enable signal is received, a sampled program status register storing the first value of the program status register, and a state change sampling register generating a synchronized state change signal from a state change indication signal and the clock. When the update enable signal is initially received and a state change indication signal is further received thereafter during a first clock cycle, an updated output of the program status register is restored through a first selection module triggered by the synchronized state change signal to the first value in a second clock cycle following the first clock cycle.
|
申请公布号 |
US7210051(B2) |
申请公布日期 |
2007.04.24 |
申请号 |
US20030703279 |
申请日期 |
2003.11.07 |
申请人 |
VIA TECHNOLOGIES, INC. OF TAIWAN |
发明人 |
PATCHEN PAUL J.;MILLER WILLIAM V. |
分类号 |
G06F1/04;G06F9/30;G06F9/38 |
主分类号 |
G06F1/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|