发明名称 |
OPERATION PROGRAM EDITING DEVICE AND METHOD FOR EDITING OPERATION PROGRAM |
摘要 |
An operation program editing device includes a program editing portion configured to edit an operation program executable by a programmable controller that controls a facility, and the program editing portion includes a bypass circuit generation unit that generates a bypass circuit including a bypass path for skipping execution of some of the plurality of steps at a time of reactivation of the facility, a first selection receiving unit that receives selection of a last step, from among the plurality of steps, within a range where the execution is skipped by the bypass circuit, and a second selection receiving unit that receives selection of a first step, from among the plurality of steps, within the range where the execution is skipped by the bypass circuit. |
申请公布号 |
US2016202685(A1) |
申请公布日期 |
2016.07.14 |
申请号 |
US201614991196 |
申请日期 |
2016.01.08 |
申请人 |
JTEKT CORPORATION ;TOYOTA JIDOSHA KABUSHIKI KAISHA |
发明人 |
Shimizu Akihiro;Senda Terukazu;Muramatsu Masanori;Hamakawa Kouji;Mima Kenzou;Yamashiro Kouji |
分类号 |
G05B19/042 |
主分类号 |
G05B19/042 |
代理机构 |
|
代理人 |
|
主权项 |
1. An operation program editing device comprising:
a program editing portion configured to edit an operation program executable by a programmable controller that controls a facility; and a display portion configured to display the operation program that is being edited, wherein: the operation program is described to include a plurality of steps each indicative of an individual control process and a transition indicative of a transition condition between the plurality of steps, and the operation program is configured such that, at a time of reactivation after halfway stop during a continuous operation in which the plurality of steps is continuously executed from an upstream side to a downstream side, the execution is restarted from a step on an uppermost stream side among the plurality of steps; and the program editing portion includes
a bypass circuit generation unit configured to generate a bypass circuit including a bypass path for skipping execution of some of the plurality of steps at the time of the reactivation,a first selection receiving unit configured to receive selection of a last step, from among the plurality of steps, within a range where the execution is skipped by the bypass circuit, anda second selection receiving unit configured to receive selection of a first step, from among the plurality of steps, within the range where the execution is skipped by the bypass circuit. |
地址 |
Osaka-shi JP |