A MEMORY ARRANGEMENT FOR MULTI-PROCESSOR SYSTEMS

摘要

A hardware memory architecture or arrangement is proposed, suited for multi-processor systems or arrays. The invention is to add between a functional unit (computation unit) and at least one memory device, which said functional unit accesses (for write and/or read), at least one memory queue.