发明名称 Self-aligned schottky-barrier clamped trench DMOS transistor structure and its manufacturing methods
摘要 The self-aligned Schottky-barrier clamped trench DMOS transistor structure of the present invention comprises a Schottky-barrier diode being formed in a middle semiconductor portion of a self-aligned source region. The self-aligned source region comprises a lightly-doped epitaxial semiconductor layer, a moderately-doped base diffusion ring being formed in a surface portion of the lightly-doped epitaxial semiconductor layer surrounded by a trench gate region, a heavily-doped source diffusion ring being formed in a side surface portion of the moderately-doped base diffusion ring, and a self-aligned source contact being formed on a semiconductor surface of the self-aligned source region surrounded by a sidewall dielectric spacer. The trench gate region comprises a self-aligned conductive gate layer being formed over a gate dielectric layer lined over a trenched semiconductor surface in a shallow trench with or without a thicker isolation dielectric layer being formed on a bottom surface of the shallow trench.
申请公布号 US2007075362(A1) 申请公布日期 2007.04.05
申请号 US20050239149 申请日期 2005.09.30
申请人 WU CHING-YUAN 发明人 WU CHING-YUAN
分类号 H01L29/76;H01L29/94;H01L31/00 主分类号 H01L29/76
代理机构 代理人
主权项
地址