Verfahren zur Rückgewinnung digitaler Daten aus einem getakteten seriellen Eingangssignal und getaktete Datenrückgewinnungsschaltung

摘要

Digital data are recovered from a clocked serial input signal. The input signal is sampled with a sampling clock signal supplied by a first phase interpolator to obtain a sampled digital signal. The first phase interpolator is controlled with a voting circuit (12) to adjust the phase of the sampling clock relative to the eye in the eye-diagram of the input signal. The first phase interpolator (16) has signal inputs connected to signal outputs of a voltage controlled oscillator (20) in a phase-locked loop circuit that has a reference signal input to which the reference clock signal is applied. The sampled digital signal is written to a single-bit FIFO buffer (30) with a write clock signal that has the same timing as the sampling clock. A filtered output signal is read from the FIFO buffer with a read clock signal supplied by a second phase interpolator that has signal inputs connected to the signal outputs of the voltage controlled oscillator in the phase-locked loop. The second phase interpolator is controlled with a pointer monitor that monitors the write and read select pointers in the FIFO buffer to adjust the timing of the read clock signal relative to the write clock signal. With this method, the hunting jitter is filtered out while a frequency offset is still allowed between the reference clock and the data signal.