发明名称 BUS CIRCUIT AND SEMICONDUCTOR CIRCUIT
摘要 PROBLEM TO BE SOLVED: To enable a high-speed operation and to suppress a number of used pins from increasing and a circuit scale from expanding by suppressing degradation of waveform quality, power supply bounce, and electromagnetic radiation. SOLUTION: A bus circuit 10 comprises: a transmission line 12; a drive switching circuit 14 composed of PMOS elements of an open drain connected to a transmitting end of the transmission line 12; an terminating resistor 16 one end of which is connected to a receiving end of the transmission path 12; a power supply 22 connected to the other end of the terminating resistor 16 through a connection circuit 20 having inductance components to become a terminal potential; and a receiver element 18 connected to one end of the terminating resistor 16 to receive signals. The bus circuit 10 comprises an alternate switching circuit 24 which is connected to the power supply 22 through the connection circuit 20 to bypass the terminating resistor 16, and is composed of NMOS elements wherein a source is grounded. A gate of the alternate switching circuit 24 is connected to the receiving end of the transmission line 12. COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007082099(A) 申请公布日期 2007.03.29
申请号 JP20050270332 申请日期 2005.09.16
申请人 FUJI XEROX CO LTD 发明人 IGUCHI DAISUKE
分类号 H04L25/02;H01L21/822;H01L27/04;H03K19/0175 主分类号 H04L25/02
代理机构 代理人
主权项
地址