发明名称 |
Level shifter and buffer circuit |
摘要 |
A level shifter has a voltage converting circuit converting an input signal provided by a first power supply into an output signal provided by a second power supply, and a reset circuit outputting a reset signal when the first power supply is turned off. The voltage converting circuit has: first and second FETs which are cross-coupled; a first trigger FET connected to the second FET and triggering it in response to the input signal; a second trigger FET connected to the second FET in parallel with the first trigger FET; a third trigger FET connected to the first FET and triggering it in response to an inversion signal of the input signal; and a fourth trigger FET connected to the first FET in parallel with the third trigger FET. Any of the second and the fourth trigger FETs triggers corresponding one of the second FET and the first FET in response to the reset signal.
|
申请公布号 |
US7196547(B2) |
申请公布日期 |
2007.03.27 |
申请号 |
US20050142259 |
申请日期 |
2005.06.02 |
申请人 |
NEC ELECTRONICS CORPORATION |
发明人 |
KOZAWA YUKIO |
分类号 |
H03K17/22;H03K19/0175;H03K3/356;H03K3/3565;H03K19/0185 |
主分类号 |
H03K17/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|