摘要 |
A processor comprises a plurality of arithmetic units, an accumulator unit, and a reduction unit coupled between the plurality of arithmetic units and the accumulator unit. The reduction unit receives products of vector elements from the arithmetic units and a first accumulator value from the accumulator unit, and processes the products and the first accumulator value to generate a second accumulator value for delivery to the accumulator unit. The processor implements a plurality of vector multiply and reduce operations having guaranteed sequential semantics, that is, operations which guarantee that the computational result will be the same as that which would be produced using a corresponding sequence of individual instructions. |
申请人 |
SANDBRIDGE TECHNOLOGIES, INC.;HOKENEK, ERDEM;SCHULTE, MICHAEL, J.;MOUDGILL, MAYAN;GLOSSNER, JOHN, C. |
发明人 |
HOKENEK, ERDEM;SCHULTE, MICHAEL, J.;MOUDGILL, MAYAN;GLOSSNER, JOHN, C. |