发明名称 MULTIPLE LOW AND HIGH K GATE OXIDES ON SINGLE GATE FOR LOWER MILLER CAPACITANCE AND IMPROVED DRIVE CURRENT
摘要 The present invention provides a semiconductor structure having at least one CMOS device in which the Miller capacitances, i.e., overlap capacitances, are reduced and the drive current is improved. The inventive structure includes a semiconductor substrate having at least one overlaying gate conductor, each of the at least one overlaying gate conductors has vertical edges; a first gate oxide located beneath the at least one overlaying gate conductor, the first gate oxide not extending beyond the vertical edges of the at least overlaying gate conductor; and a second gate oxide located beneath at least a portion of the at one overlaying gate conductor. In accordance with the present invention, the first gate oxide and the second gate oxide are selected from high k oxide-containing materials and low k oxide-containing materials, with the proviso that when the first gate oxide is high k, than the second gate oxide is low k, or when the first gate oxide is low k, than the second gate oxide is high k.
申请公布号 US2007063277(A1) 申请公布日期 2007.03.22
申请号 US20050162778 申请日期 2005.09.22
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 BELYANSKY MICHAEL P.;CHIDAMBARRAO DURESETI;DOKUMACI OMER H.;GLUSCHENKOV OLEG
分类号 H01L27/12;H01L27/01;H01L31/0392 主分类号 H01L27/12
代理机构 代理人
主权项
地址