发明名称 PARALLEL AMPLIFIER ARCHITECTURE USING DIGITAL PHASE CONTROL TECHNIQUES
摘要 An improved method and apparatus for using parallel amplifiers to efficiently amplify an information signal are disclosed. The improved apparatus utilizes digital signal manipulation techniques in optimizing the phase of the upconverted input signals provided to each of the parallel amplifiers. The phase and amplitude of the input signals are adjusted such that the power measured at the output of a combiner (402) is maximized as compared to the sum of the power of combiner (120) input signals. ® KIPO & WIPO 2007
申请公布号 KR20070024684(A) 申请公布日期 2007.03.02
申请号 KR20067027950 申请日期 2006.12.29
申请人 QUALCOMM INCORPORATED 发明人 HEIDMANN PETER D.;BURKE JOSEPH P.
分类号 H03F1/22;H03F3/68;H03F1/02;H03F3/21;H03F3/60;H04B1/04 主分类号 H03F1/22
代理机构 代理人
主权项
地址