| 摘要 |
A memory device comprises of a first buffer including programmable data. The memory device also comprises of a second buffer including real time information related to a load status of the programmable data in the first buffer. The memory device also comprises of a buffer control circuit which activates an output of the second buffer to provide the load status information in response to a control signal, while the programmable data is being loaded into the first buffer.
|
