发明名称 METHOD FOR MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 <p><P>PROBLEM TO BE SOLVED: To provide corrosion-proofing technology for a metal interconnect line formed by a chemical mechanical polishing (CMP) method. <P>SOLUTION: The method comprises a step for forming a metal layer containing copper as a main component on primary major face of a wafer having a primary insulating film in which concave groove pattern is formed, a step for eliminating the metal layer on the front surface of the primary insulating film and outside of the concave groove by the CMP, a step for transporting the wafer from which the metal layer is removed to a post-cleaning section being made a shielding structure, a step for post-cleaning the primary major face of the wafer with alkaline or alkalescent chemicals by scrub or brush cleaning in the post-cleaning section, and a step for carrying out spin drying for the primary major face of the wafer to which the post-cleaning is performed and carries out the steps (b) to (e) by a sheet feed method. <P>COPYRIGHT: (C)2007,JPO&INPIT</p>
申请公布号 JP2007043183(A) 申请公布日期 2007.02.15
申请号 JP20060239676 申请日期 2006.09.05
申请人 RENESAS TECHNOLOGY CORP 发明人 OHASHI TADASHI;NOGUCHI JUNJI;IMAI TOSHINORI;YAMAGUCHI HIDE;OWADA NOBUO;HINODE KENJI;HONMA YOSHIO;KONDO SEIICHI
分类号 H01L21/304;B24B37/00;H01L21/768 主分类号 H01L21/304
代理机构 代理人
主权项
地址