发明名称 Nonvolatile memory apparatus
摘要 Current consumption in a nonvolatile memory apparatus operable on two or more different power voltages is to be substantially reduced in its standby mode. A stepped-down power supply unit provided in a flash memory to generate an internal power voltage, when supplied from outside with about 3.3 V as a power voltage, causes a first stepped-down power supply circuit to output the internal power voltage to control circuits when in normal operation. In a low power consumption mode, a second stepped-down power supply circuit outputs the internal power voltage to the control circuits, and in a standby mode a third stepped-down power supply circuit outputs to the control circuits an internal power voltage stepped down by an N-channel MOS transistor.
申请公布号 US7170787(B2) 申请公布日期 2007.01.30
申请号 US20050150144 申请日期 2005.06.13
申请人 RENESAS TECHNOLOGY CORP. 发明人 SAKURAI RYOTARO;CHIGASAKI HIDEO;KASAI HIDEO
分类号 G11C16/06;G11C16/30;G11C5/14;G11C11/34 主分类号 G11C16/06
代理机构 代理人
主权项
地址
您可能感兴趣的专利