发明名称 SYSTEM AND METHOD FOR REDUCING SHORTING IN MEMORY CELLS
摘要 An MRAM device includes an array of magnetic memory cells having an upper conductive layer and a lower conductive layer separated by a barrier layer. To reduce the likelihood of electrical shorting across the barrier layers of the memory cells, spacers can be formed around the upper conductive layer and, after the layers of the magnetic memory cells have been etched, the memory cells can be oxidized to transform any conductive particles that are deposited along the sidewalls of the memory cells as byproducts of the etching process into nonconductive particles. Alternatively, the lower conductive layer can be repeatedly subjected to partial oxidation and partial etching steps such that only nonconductive particles can be thrown up along the sidewalls of the memory cells as byproducts of the etching process.
申请公布号 US2007020775(A1) 申请公布日期 2007.01.25
申请号 US20060535456 申请日期 2006.09.26
申请人 MICRON TECHNOLOGY, INC. 发明人 DREWES JOEL A.;DEAK JAMES G.
分类号 H01L21/00;H01L21/336;H01L27/22 主分类号 H01L21/00
代理机构 代理人
主权项
地址