| 摘要 |
Disclosed is an interface ( 10, 40 ) between a master device ( 30 ) and a slave device ( 20 ). The interface includes a bit serial bidirectional signal line ( 10 A) for conveying commands and associated data from the master device to the slave device, and for conveying a reset signal, an interrupt signal, and a learning sequence signal for specifying a duration of a bit time for data transferred from the slave device to the master device. The bit serial bidirectional signal line further indicates an accessory device connected/disconnected state to the master device.
|
