摘要 |
<p>u The test apparatus uses test software arranged to provide repeated responses of selected logic structures of the integrated circuit such that a specific material stress is generated to activate faults in the circuit. Preferably different test variants can be selected for each circuit module responsive to the circuit. Independent claims also cover a method of testing chips.</p> |