发明名称 Method of forming metal interconnection layer of semiconductor device
摘要 Various methods are provided for forming metal interconnection layers of semiconductor devices. One exemplary method for forming a metal interconnection layer of a semiconductor device includes forming an interlayer dielectric layer on a substrate, forming a hard mask layer on the interlayer dielectric layer, wherein the hard mask layer serves as an anti-reflection layer, depositing and patterning a first photoresist layer to form a first photoresist pattern on the hard mask layer, forming a partial via hole in the interlayer dielectric layer by etching the hard mask layer and the interlayer dielectric layer using the first photoresist pattern as an etching mask, removing the first photoresist pattern, depositing a second photoresist layer to fill the partial via hole with photoresist material and patterning the second photoresist layer to form a second photoresist pattern that defines a trench interconnection area which overlaps at least portion of the partial via hole, etching the hard mask layer using the second photoresist pattern as an etching mask to form a hard mask pattern, completely removing the second photoresist pattern and the photoresist material in the partial via hole, etching the interlayer dielectric layer using the hard mask pattern as an etching mask to form the trench interconnection area and to extend the partial via hole to form a full via hole, and filling the full via hole and the trench interconnection area with a conductive material.
申请公布号 US7157366(B2) 申请公布日期 2007.01.02
申请号 US20040888577 申请日期 2004.07.09
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 KIM IL-GOO;HAH SANG-ROK;SON SAE-IL;LEE KYOUNG-WOO
分类号 H01L21/4763;H01L21/768 主分类号 H01L21/4763
代理机构 代理人
主权项
地址