发明名称 SEMICONDUCTOR DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor device with a multilayer wiring structure which assuredly prevents the occurrence of cracks or peeling in an interlayer insulating film due to mechanical or thermal stresses. SOLUTION: The semiconductor device incorporates a seal ring 102 on a periphery including a corner (chip corner section) in a chip region 101 on a semiconductor substrate, as well as a primary dummy wiring 103a and a secondary dummy wiring 103b which are laid out in a mesh pattern (lattice pattern) on the inner side further from the seal ring 102 in the chip region 101. A structure for reinforcing the chip strength is composed of the primary dummy wiring 103a and secondary dummy wiring 103b. The secondary dummy wiring 103b intersects with the primary dummy wiring 103a in an oblique direction (for example, direction at 45°). COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2006351878(A) 申请公布日期 2006.12.28
申请号 JP20050176826 申请日期 2005.06.16
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 KOIKE KOJI;HIRANO HIROSHIGE;ITO YUTAKA;TAKEMURA YASUSHI;SANO HIKARI;TAKAHASHI MASAO
分类号 H01L21/3205;H01L21/822;H01L23/52;H01L27/04 主分类号 H01L21/3205
代理机构 代理人
主权项
地址