摘要 |
Clock generators capable of generating clocks with different frequency according to a binary code. A voltage controlled oscillation module generates a plurality of first clocks (D<SUB>0</SUB>~D<SUB>m</SUB>) with a first frequency (f 0 ), in which the first clocks D<SUB>i </SUB>and D<SUB>i-1 </SUB>have a fixed phase difference and 1<i<m. A logic control circuit outputs a set of corresponding clocks arranged in a corresponding sequence according to the first clocks and a binary code. A clock synthesizer generates a second clock with a second frequency (f 1 ) according to the set of corresponding clocks, in which <maths id="MATH-US-00001" num="1"> <MATH OVERFLOW="SCROLL"> <MROW> <MROW> <MROW> <MI>f</MI> <MO></MO> <MSTYLE> <MTEXT> </MTEXT> </MSTYLE> <MO></MO> <MN>1</MN> </MROW> <MO>=</MO> <MROW> <MFRAC> <MI>A</MI> <MI>B</MI> </MFRAC> <MO></MO> <MI>f</MI> <MO></MO> <MSTYLE> <MTEXT> </MTEXT> </MSTYLE> <MO></MO> <MN>0</MN> </MROW> </MROW> <MO>,</MO> </MROW> </MATH> </MATHS> A>B and A and B are positive integers.
|