发明名称 |
Method and apparatus for an energy efficient operation of multiple processors in a memory |
摘要 |
A method of operating a digital computer includes the steps of addressing a memory, reading a row of data from the memory, providing the same computational instruction simultaneously to each processor element of a plurality of processor elements, where each of the processor elements is selectively coupled to a corresponding bit position of the memory row of data, performing the same computational operation on a selected plurality of data bits in parallel, and writing the result into the memory at the same row as the data was read from.
|
申请公布号 |
US7155581(B2) |
申请公布日期 |
2006.12.26 |
申请号 |
US20030429690 |
申请日期 |
2003.05.06 |
申请人 |
MOSAID TECHNOLOGIES INCORPORATED |
发明人 |
ELLIOTT DUNCAN G.;SNELGROVE W. MARTIN |
分类号 |
G06F9/28;G06F9/302;G06F9/308;G06F9/345;G06F15/80;G11C7/10 |
主分类号 |
G06F9/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|