摘要 |
A system and method for aligning an input signal ( 24 ) synchronized to a first clock signal ( 22 ) with a second clock signal ( 26 ) The invention includes a mechanism ( 106 ) for generating a third clock signal ( 354 ) and an arrangement ( 352 ) for loading the input signal ( 24 ) in accordance with the third clock signal ( 354 ) and reading out an output signal in accordance with the second clock signal ( 26 ). In an illustrative embodiment, the invention is used in a sensor system ( 350 ) to align detector input data ( 24 ), which is synchronized to a data-capture clock ( 22 ), with a signal-processing clock ( 26 ). The register ( 352 ) acts as a data path transitioning stage between the actual time the input data is sampled and the time a processing system ( 102 ) clocks in the sampled data.
|