发明名称 VOLTAGE CONVERSION CIRCUIT AND ELECTRONIC APPARATUS
摘要 PROBLEM TO BE SOLVED: To reduce the power consumption of a voltage conversion circuit by reducing a steady current necessary for a differential amplifier while outputting prescribed voltage suited to a stand-by mode in the stand-by mode. SOLUTION: In the voltage conversion circuit 20 provided with a reference voltage generation circuit 1, a differential amplifier 2 for amplifying an output from the reference voltage generation circuit 1 and a load driving transistor 3 for driving a load connected to an output voltage terminal VOUT, resistors R3, R4 are respectively inserted between the output voltage terminal VOUT and power supply voltage and between the output voltage terminal VOUT and ground voltage. In normal operation, driving voltage from the transistor 3 is output from the output voltage terminal VOUT, and in an stand-by mode, voltage corresponding to a resistance ratio between the resistors R3, R4 is output from the output voltage terminal VOUT in substitution for the driving voltage from the transistor 3. COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2006331235(A) 申请公布日期 2006.12.07
申请号 JP20050156419 申请日期 2005.05.27
申请人 SHARP CORP 发明人 YOSHIKAWA KIMIYASU;MATSUI KIYOHISA
分类号 G05F1/56;H03F1/02;H03F3/34 主分类号 G05F1/56
代理机构 代理人
主权项
地址