发明名称 Memory interface
摘要 In a memory interface, a buffer is composed of a plurality of blocks corresponding to respective corresponding banks in a multibank memory. A bank determiner stores an input memory access parameter into a corresponding block. A buffer controller performs an output control of the buffer so that memory access parameters are output from the buffer in order of the respective corresponding banks in the multibank memory. A row address comparator compares row addresses of consecutively output memory access parameters for access to the same bank. When accesses are consecutively performed with respect to the same bank and the same row, a command generator skips generating a precharge command to be issued after memory access for a preceding memory access parameter.
申请公布号 US2006268649(A1) 申请公布日期 2006.11.30
申请号 US20060440159 申请日期 2006.05.25
申请人 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. 发明人 TOKIEDA MIHO;MATSUSHITA KENJI
分类号 G11C8/00 主分类号 G11C8/00
代理机构 代理人
主权项
地址