发明名称 METHOD AND SYSTEM FOR INCREASED ACCURACY FOR EXTRACTION OF ELECTRICAL PARAMETERS
摘要 An improved method, system, and computer program product is disclosed for increased accuracy for extraction of electrical parameters of an IC design. Extraction is performed upon the expected geometric model of the printed layout once manufacturing and lithographic process effects are taken into consideration. This provides a much more accurate approach for performing extraction since it is the actual expected geometric shapes that are analyzed, rather than an idealized model of the layout that does not accurately correspond to the actual manufactured IC product. The extracted electrical parameters are checked for acceptability. If not acceptable, then the IC design can be modified to address any identified problems or desired improvements to the design.
申请公布号 WO2006127408(A2) 申请公布日期 2006.11.30
申请号 WO2006US19304 申请日期 2006.05.19
申请人 CADENCE DESIGN SYSTEMS, INC.;SCHEFFER, LOUIS, K.;STAUD, WOLFGANG, H.;HUCKABAY, JUDY 发明人 SCHEFFER, LOUIS, K.;STAUD, WOLFGANG, H.;HUCKABAY, JUDY
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址