发明名称 Schema für Fehlerkontrolle an der ATM-Adaptierungsschicht in ATM Netzwerken
摘要 <p>A scheme for error control on AAL in ATM networks capable of realizing a reliable communication with a high throughput and a low latency. On AAL, the segmented data are sequentially written into each column of a matrix shaped data region in an interleaver, while variably setting a last column of the data region in the interleaver. Then, an error control code for the data up to the last column in each row of the data region in the interleaver is obtained and written into a corresponding location within a matrix shaped error control code region in the interleaver. The contents of each column of the data region and the error control code region in the interleaver are then read out, and a prescribed header/trailer is attached to a prescribed number of columns of the data and/or the error control codes read out from the interleaver to form a data unit. Each data unit is sequentially given to a lower layer such that data units are transmitted in forms of ATM cells through the ATM network and an error correction using the error control codes can be carried out for the data at a receiving side when an error occurs during data transfer. <IMAGE></p>
申请公布号 DE69534833(T2) 申请公布日期 2006.11.30
申请号 DE1995634833T 申请日期 1995.12.28
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 NAKAKITA;TSUNODA
分类号 H04L1/00;H04L1/16;H04L1/18;H04L12/70;H04L12/951;H04L12/953;H04L12/955;H04Q11/04 主分类号 H04L1/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利