发明名称 Fast turn-off circuit for controlling leakage
摘要 A buffer, logic circuit, and data processing system employing fast turn-off drive circuitry for reducing leakage. Leakage current in logic circuitry is managed by coupling and decoupling the voltage potentials applied to large, high-leakage devices. Circuitry includes a low leakage logic path for holding logic states of an output after turning off high-leakage devices. A fast turn-off logic path in parallel with the low leakage logic path is used to assert each logic state in the forward direction from input to output. The large output device in each fast turn-off path is relieved of leakage stress by asserting logic states at driver inputs that cause the driver to turn OFF after the output logic state has been asserted.
申请公布号 US7142015(B2) 申请公布日期 2006.11.28
申请号 US20040948444 申请日期 2004.09.23
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 KUANG JENTE BENEDICT;NGO HUNG CAI;NOWKA KEVIN JOHN
分类号 H03K19/0175;H03K17/16;H03K19/003;H03K19/094 主分类号 H03K19/0175
代理机构 代理人
主权项
地址