发明名称 State retention power gating latch circuit
摘要 A method of power gating a latch including detecting a state of the latch, detecting a power gate signal, providing power to the latch while the power gate signal is negated, and removing power from the latch when the power gate signal is asserted and the latch is in a predetermined state. The method may include any one or more of pulling a node of the latch to a selected state while the power gate signal is asserted to ensure that the latch powers up in the predetermined state, providing a signal indicative of the latch state and the power gate signal to respective inputs of a logic gate having an output indicative thereof, switching a supply voltage to a power input of the latch based on a state of the output of the logic gate, and closing a switch to pull a node of the latch low.
申请公布号 US2006255849(A1) 申请公布日期 2006.11.16
申请号 US20050125462 申请日期 2005.05.10
申请人 FREESCALE SEMICONDUCTOR INC. 发明人 CHUN CHRISTOPHER K.Y.
分类号 H03L7/00 主分类号 H03L7/00
代理机构 代理人
主权项
地址