发明名称 RETIMING CIRCUITS USING A CUT-BASED APPROACH
摘要 Methods and apparatus for retiming an integrated circuit are described. According to certain embodiments, the retiming comprises performing a timing analysis (Fig. 12: 202) for one or more paths in the integrated circuit to obtain slack values (Fig. 12: 204), selecting one of the paths based on the slack values obtained (Fig. 12: 206), and determining a retimeable cut along the path selected (Fig. 12: 208). The retimeable cut in these exemplary embodiments comprises a set of input pins for one or more logic instances in the integrated circuit to which one or more retimed sequential elements can be coupled in order to improve the slack value of the path selected (Fig. 12: 210). In particular embodiments, the retimeable cut is automatically selected from multiple possible cuts along the path selected. Other embodiments for retiming integrated circuits are disclosed, as well as integrated circuits and circuit design databases retimed by the disclosed methods (Fig. 12: 216). Computer-executable media storing instructions for performing the disclosed methods are also disclosed (Fig. 12).
申请公布号 WO2004084277(A3) 申请公布日期 2006.11.16
申请号 WO2004US08690 申请日期 2004.03.18
申请人 MENTOR GRAPHICS CORPORATION;SUARIS, PETER;WANG, DONGSHENG 发明人 SUARIS, PETER;WANG, DONGSHENG
分类号 G06F17/50;G06F9/45;G06F9/455;H01L 主分类号 G06F17/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利