发明名称 SEMICONDUCTOR DEVICE
摘要 <p><P>PROBLEM TO BE SOLVED: To improve the performance of a D-A converter. <P>SOLUTION: A DAC is provided with a memory mat including a plurality of first memory cells and a plurality of output lines connected to the memory cells. In the DAC, the memory cells each have a first memory section including a bipolar transistor and storing information in a nonvolatile way depending on whether or not the junction of the bipolar transistor is destroyed; and a second memory section connected to the first memory section and outputting the information to any corresponding one of the output lines. The memory cell each have a first mode for transferring the information from the first memory section to the second memory section and a second mode for specifying the second memory section from the outside and writing the information when writing the information into the second memory section. <P>COPYRIGHT: (C)2007,JPO&INPIT</p>
申请公布号 JP2006311001(A) 申请公布日期 2006.11.09
申请号 JP20050128857 申请日期 2005.04.27
申请人 HITACHI LTD 发明人 SAWARA RYUSUKE;KUSUNOKI MITSUGI;MORI KAZUTAKA;KOKAYU TAKANARI
分类号 H03M1/06;G11C17/14;H01L21/82;H01L21/822;H01L27/04;H01L27/10 主分类号 H03M1/06
代理机构 代理人
主权项
地址