| 摘要 |
A switch driver circuit, for driving a switching circuit, comprises a data node for receiving an input data signal (T ODD ), a clock node for receiving a clock signal (CLK ODD ), first and second output nodes for supplying drive signals (V S1 and V S2 ) to the switching circuit, a first switch (SW8) for connecting the clock node to the first output node, and a second switch (SW7) for connecting the clock node to the second output node. The circuit is arranged such that the first and second switches do not change state when a clock signal received at the clock node changes state. Two or more such switch driver circuits, supplied with separate clock signals and data signals, may be used to supply drive signals to a common differential switching circuit, for example in a digital-to-converter.
|
