发明名称 |
Apparatus and method for a jitter cancellation circuit |
摘要 |
The invention produces an output signal that maintains a substantially constant period corresponding to a clock signal. An input signal includes a period that is an integer multiple of the period of the clock signal. The timing or phase of the input signal may shift in comparison to the clock signal resulting in jitter. The invention detects and cancels the jitter by varying a delay between the input signal and the output signal. The delay corresponds to an integer multiple of the period of the clock signal such that a substantially constant period is maintained for the output signal. Alternatively, the intended period for the output signal may be adjusted to match a new period when a determination is made that a sufficient difference exists between the new period of the input signal and the intended period.
|
申请公布号 |
US7133483(B1) |
申请公布日期 |
2006.11.07 |
申请号 |
US20020255166 |
申请日期 |
2002.09.24 |
申请人 |
NATIONAL SEMICONDUCTOR CORPORATION |
发明人 |
KRAMER PAUL JOSEPH;SANDNER JERED MICHAEL |
分类号 |
H04L25/00;H04L7/00;H04L25/40 |
主分类号 |
H04L25/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|