发明名称 RUSH CURRENT REDUCING CIRCUIT
摘要 <P>PROBLEM TO BE SOLVED: To provide a rush current reducing circuit capable of solving the troubles when a semiconductor is used as a simple switch. <P>SOLUTION: When a switch SW is changed from OFF to ON, inrush current attempts to flow into a load 2. At this time, charging of a capacitor C1 from a DC power source 1 through a resistor R1 is started. At the initial stage of the charging, since the potential difference between both ends of the capacitor C1 or the gate voltage of a transistor Q1 is small, the bias of the transistor Q1 is shallow, and the transistor Q1 is cut off. The gate voltage of the transistor Q1 is increased or the bias of the transistor Q1 is deepened by continuation of charging; and although the current starts to run to the transistor Q1, the current carried to the transistor Q1 at this time is small, and the current to the load 2 is thus also small. <P>COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2006301804(A) 申请公布日期 2006.11.02
申请号 JP20050120173 申请日期 2005.04.18
申请人 NIPPON TELEGR & TELEPH CORP <NTT> 发明人 SUGANO SHIN
分类号 G05F3/24;H02H9/02;H02J1/00 主分类号 G05F3/24
代理机构 代理人
主权项
地址