发明名称 TEST PATTERNS ON SEMICONDUCTOR WAFER
摘要 A test pattern on a semiconductor substrate is provided to reduce semiconductor manufacturing costs and to simplify manufacturing processes by using an enhanced unit test pattern structure composed of a main test pattern and a first and a second auxiliary test pattern. A test pattern includes a unit test pattern structure alone. The unit test pattern is composed of a main test pattern, a first auxiliary pattern and a second auxiliary pattern. The main test pattern(11) is formed on a semiconductor substrate in order to evaluate the reliability. The first and second auxiliary test patterns(15,13) are formed on the main test pattern and under the main test pattern, respectively. The first and second auxiliary test patterns are used for monitoring the main test pattern.
申请公布号 KR100644044(B1) 申请公布日期 2006.11.01
申请号 KR20050125646 申请日期 2005.12.19
申请人 DONGBU ELECTRONICS CO., LTD. 发明人 KIM, JUNG JOO
分类号 H01L21/66 主分类号 H01L21/66
代理机构 代理人
主权项
地址