发明名称 PHASE SHIFT MASK
摘要 <p><P>PROBLEM TO BE SOLVED: To provide a semiconductor device which can prevent peeling in a peripheral edge portion and secure high moisture resistance while suppressing increase in a chip area, and to provide a method for manufacturing the semiconductor device, and a phase shift mask usable in manufacturing the semiconductor device. <P>SOLUTION: A main wall 2 is provided to surround an integrated circuit part 1. A sub-wall 3 is laid between each corner of the main wall and the integrated circuit part. Portions of the sub-wall orthogonal to each other are extended parallel to the respective portions of the main wall orthogonal to each other. A bent portion in the sub-wall is located nearest to a bent portion of the main wall. Even when stress is concentrated by heat treatment or the like, the stress is dispersed into the main wall and the sub-wall, and therefore, interlayer peeling or cracks are hardly induced. Even when cracks or the like are generated in the corner, external water hardly reaches the integrated circuit part as the main wall and the sub-wall are coupled to each other, and therefore, this ensures extremely high moisture resistance. <P>COPYRIGHT: (C)2007,JPO&INPIT</p>
申请公布号 JP2006293376(A) 申请公布日期 2006.10.26
申请号 JP20060118048 申请日期 2006.04.21
申请人 FUJITSU LTD 发明人 WATANABE KENICHI;KONO MICHIARI;NANBA KOJI;SUKEGAWA KAZUO;HASEGAWA TAKUMI;SAWADA TOYOJI;MITANI JUNICHI
分类号 G03F1/32;G03F1/68;H01L21/027;H01L21/3205;H01L21/66;H01L21/768;H01L21/822;H01L21/8234;H01L23/52;H01L23/522;H01L27/04;H01L27/088 主分类号 G03F1/32
代理机构 代理人
主权项
地址