首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Line layout structure, semiconductor memory device, and layout method
摘要
申请公布号
EP1710804(A3)
申请公布日期
2006.10.25
申请号
EP20060001273
申请日期
2006.01.21
申请人
SAMSUNG ELECTRONICS CO., LTD.
发明人
OH, HYUNG-ROK;KANG, SANG-BEOM;KIM, DU-EUNG
分类号
G11C5/06;G11C7/18;G11C8/14
主分类号
G11C5/06
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Method and apparatus for precessional switching of the magnetization of a storage medium using a transverse write field
Edge detection using hough transformation
Methods and devices for reducing sidetone noise levels
Audio line isolator
Driving method
Microdissection optical system
Single chip tuner for multi receiver applications
Electrophoretic display apparatus
Impact signaling system for a high-voltage protective device
Current switching circuit
Frequency synthesizer for reducing noise
Deflection yoke having a compensation function of pin distortion in a middle portion
Exterior inspection apparatus for workpieces and exterior inspection method
Reflective liquid crystal display
Liquid crystal display apparatus
INTEGRATED APERTURE AND CALIBRATION FEED FOR ADAPTIVE BEAMFORMING SYSTEMS
Chassis for a commercial vehicle and method of making and using same
Stroller
METHOD OF BUILDING A DISTRIBUTED POWER DEVICE WITH DUAL FUNCTION MINORITY CARRIER REDUCTION
Tool organization system