发明名称 |
Method and device for generating a clock signal with predetermined clock signal properties |
摘要 |
A method and device for generating a clock signal with predetermined clock signal properties firstly prepare a number of clock signals with an essentially identical frequency and with a respectively different phase relation with regard to a master clock signal in order to subsequently (on the basis of a control signal, which is prepared according to the clock signal to be generated), select predetermined clock signals from the number of prepared clock signals and to combine the selected clock signals in order to generate the desired clock signal.
|
申请公布号 |
US7126407(B2) |
申请公布日期 |
2006.10.24 |
申请号 |
US20050074338 |
申请日期 |
2005.03.07 |
申请人 |
KONINKLIJKE PHILIPS ELECTRONICS N.V. |
发明人 |
FURTNER WOLFGANG |
分类号 |
G06F1/04;G06F1/08;H03K5/135;H03L7/06;H03L7/081;H03L7/16;H03L7/22 |
主分类号 |
G06F1/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|